Implementation of a jpeg object-oriented ASIP: a case study on a system-level design methodology

Authors:
Naser MohammadZadeh;Morteza NajafVand;Shaahin Hessabi;Maziar Goudarzi
Affiliations:
Sharif University of Technology, Tehran, Iran;Sharif University of Technology, Tehran, Iran;Sharif University of Technology, Tehran, Iran;Sharif University of Technology, Tehran, Iran
Venue:
Proceedings of the 17th ACM Great Lakes symposium on VLSI
Year:
2007

Citing 3
Cited 1

Networks on Chips: A New SoC Paradigm

Computer
From ASIC to ASIP: The Next Design Discontinuity

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
The ODYSSEY tool-set for system-level synthesis of object-oriented models

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

The ODYSSEY approach to early simulation-based equivalence checking at ESL level using automatically generated executable transaction-level model

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a JPEG decoder implemented in our ODYSSEY design methodology. We start with an object-oriented JPEG decoder model. The total operation from modeling to implementation is done automatically by our EDA tool-set in about 10 hours. The resultant system is a JPEG decoder ASIP whose hardware part is implemented on FPGA logic blocks and software part runs on a MicroBlaze processor. This ASIP can be extended by software routines to implement the motion JPEG or MPEG2 decoding algorithms. We implemented our system on ML402 FPGA-based prototype board. Experimental results show that our ASIP implementation is comparable to other approaches while our approach enables quick and easy development of an ASIP using our EDA tool-set and effectively reduces time-to-market.