Extended register-sharing in the synthesis of dual-rail two-phase asynchronous datapath

Authors:
Koji Ohashi;Mineo Kaneko
Affiliations:
Japan Advanced Institute of Science and Technology, Ishikawa, Japan;Japan Advanced Institute of Science and Technology, Ishikawa, Japan
Venue:
Proceedings of the 17th ACM Great Lakes symposium on VLSI
Year:
2007

Citing 5
Cited 0

TITAC: Design of A Quasi-Delay-Insensitive Microprocessor

IEEE Design & Test
Transformations for the synthesis and optimization of asynchronous distributed control

Proceedings of the 38th annual Design Automation Conference
Architectural Synthesis of Timed Asynchronous Systems

ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
Towards Behavioral Synthesis of Asynchronous Circuits - An Implementation Template Targeting Syntax Directed Compilation.

DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
Statistical Analysis Driven Synthesis of Asynchronous Systems

ICCD '05 Proceedings of the 2005 International Conference on Computer Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose an extended model of register-sharing in a dual-rail two-phase asynchronous datapath, which provides us with a larger solution space of resource sharing. We introduce a new type of register which is driven by data to be latched and a control signal. By using this type of register, multiple data can share the same register aggressively in a dual-rail two-phase asynchronous datapath.