Algorithms for automatic length compensation of busses in analog integrated circuits

Authors:
Matthew A. Smith;Lars A. Schreiner;Erich Barke;Volker Meyer zu Bexten
Affiliations:
Foley & Lardner LLP, Washington, DC;University of Hannover, Hannover, Germany;University of Hannover, Hannover, Germany;Atmel Germany GmbH, Heilbronn, Germany
Venue:
Proceedings of the 2007 international symposium on Physical design
Year:
2007

Citing 3
Cited 0

An interactive router for analog IC design

Proceedings of the conference on Design, automation and test in Europe
Measurements and Modelling of Delay Lines on Printed Circuit Boards

Measurements and Modelling of Delay Lines on Printed Circuit Boards
Routing of analog busses with parasitic symmetry

Proceedings of the 2005 international symposium on Physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Algorithms for the length-compensation of bus geometries are presented. The algorithms are capable of automatically rerouting busses such that individual trace lengths are equalized, for an arbitrary number of traces, an arbitrary distribution of starting trace lengths, as well as arbitrary trace widths and intertrace spacings. Algorithms are also presented that allow the automatic adaptation to given space constraints and the observance of minimum structure sizes.