Architectures for Silicon Nanoelectronics and Beyond

Authors:
R. Iris Bahar;Dan Hammerstrom;Justin Harlow;William H. Joyner Jr.;Clifford Lau;Diana Marculescu;Alex Orailoglu;Massoud Pedram
Affiliations:
Brown University;Portland State University;University of South Florida;Semiconductor Research Corp.;Institute of Defense Analyses;Carnegie Mellon University;University of California, San Diego;University of Southern California
Venue:
Computer
Year:
2007

Citing 0
Cited 7

Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing

Microprocessors & Microsystems
Three steps to the thermal noise death of Moore's law

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
LUT-based FPGA technology mapping for reliability

Proceedings of the 47th Design Automation Conference
History index of correct computation for fault-tolerant nano-computing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware-enabled dynamic resource allocation for manycore systems using bidding-based system feedback

EURASIP Journal on Embedded Systems
Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously

Proceedings of the International Conference on Computer-Aided Design
Self-calibrated energy-efficient and reliable channels for on-chip interconnection networks

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies

Quantified Score

Hi-index	4.10

Visualization

Abstract

Although nanoelectronics won't replace CMOS for some time, research is needed now to develop the architectures, methods, and toolsto maximally leverage nanoscale devices and terascale capacity. Addressing the complementary architectural and system issues involvedrequires greater collaboration at all levels. The effective use of nanotechnology will call for total system solutions.