A performance bound analysis of multistage combining networks using a probabilistic model

Authors:
Byung-ChangHo Kang;Gyungtto Lee;Richard Kain
Affiliations:
Department of Electrical Engineering, University of Minnesota, Minneapolis, MN;Samsung Electronics-Computers in Seoul, Korea and Department of Electrical Engineering, University of Minnesota, Minneapolis, MN;Department of Electrical Engineering, University of Minnesota, Minneapolis, MN
Venue:
ICS '91 Proceedings of the 5th international conference on Supercomputing
Year:
1991

Citing 3
Cited 2

A fetch-and-op implementation for parallel computers

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
A Performance Bound of Multistage Combining Networks

IEEE Transactions on Computers
A large scale, homogeneous, fully distributed parallel machine, I

ISCA '77 Proceedings of the 4th annual symposium on Computer architecture

Hardware combining and scalability

SPAA '92 Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures
Analysis of Finite Buffered Multistage Combining Networks

IEEE Transactions on Parallel and Distributed Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract