An Integrated Methodology for the Verification of Directory-Based Cache Protocols

Authors:
Fong Pong;Michel Dubois
Affiliations:
Lund University, Sweden;University of Southern California, Los Angeles, USA
Venue:
ICPP '94 Proceedings of the 1994 International Conference on Parallel Processing - Volume 01
Year:
1994

Citing 10
Cited 1

Correct memory operation of cache-based multiprocessors

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
A Survey of Cache Coherence Schemes for Multiprocessors

Computer
A VHDL primer

A VHDL primer
SPLASH: Stanford parallel applications for shared-memory

ACM SIGARCH Computer Architecture News
Symbolic model checking: an approach to the state explosion problem

Symbolic model checking: an approach to the state explosion problem
The verification of cache coherence protocols

SPAA '93 Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures
The directory-based cache coherence protocol for the DASH multiprocessor

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Portable Programs for Parallel Processors

Portable Programs for Parallel Processors
Protocol Verification as a Hardware Design Aid

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Better Verification Through Symmetry

CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications

Formal Verification of Delayed Consistency Protocols

IPPS '96 Proceedings of the 10th International Parallel Processing Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

The complexity of directory based protocols has motivated us to build a hardware emulator or testbed for the rapid prototyping of various protocols under various memory consistency models for CC-NUMA architectures. To implement and verify new protocols rapidly on the testbed, we have developed an overall methodology around a set of tools applicable to different aspects of the verification of a protocol, i.e., protocol-intrinsic errors, memory access ordering errors and protocol implementation errors. These tools include formal verification techniques, architecture simulators and hardware mechanisms implemented in the FPGAs of the testbed.