Small-Delay Defect Detection in the Presence of Process Variations

Authors:
Rajeshwary Tayade;Savithri Sundereswaran;Jacob Abraham
Affiliations:
University of Texas at Austin, USA;Freescale Semiconductor;University of Texas at Austin, USA
Venue:
ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Year:
2007

Citing 0
Cited 3

Small-delay defect detection in the presence of process variations

Microelectronics Journal
A data capturing method for buses on chip

IEEE Transactions on Circuits and Systems Part I: Regular Papers
A Non-Enumerative Technique for Measuring Path Correlation in Digital Circuits

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Interconnect based defects such as resistive via are be- coming more prevalent in nanoscale designs. Such defects can be classified as latent defects that affect circuit reliabil- ity and are generally modeled as small-delay defects. One method to detect these defects is to estimate the slack inter- val of the path being tested. In the presence of process vari- ations, however, it is difficult to determine if the deviation in circuit delay is due to random process parameters or due to the presence of a latent defect. In this paper we analyze resistive interconnect defects (in this context) and suggest a test approach that will increase the probability of detection of small-delay defects that can otherwise escape detection due to the uncertainity caused by process variations.