Real-time Stereo Vision FPGA Chip with Low Error Rate

Authors:
Sungchan Park;Hong Jeong
Affiliations:
Pohang University of Science and Technology;Pohang University of Science and Technology
Venue:
MUE '07 Proceedings of the 2007 International Conference on Multimedia and Ubiquitous Engineering
Year:
2007

Citing 0
Cited 4

Robust fast belief propagation for real-time stereo matching

ICACT'09 Proceedings of the 11th international conference on Advanced Communication Technology - Volume 2
3D object tracking with a high-resolution GPU based real-time stereo

Proceedings of the 27th Conference on Image and Vision Computing New Zealand
Image synthesis and occlusion removal of intermediate views by stereo matching

ACCV'12 Proceedings of the 11th Asian conference on Computer Vision - Volume Part II
Real-time architecture for a robust multi-scale stereo engine on FPGA

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

As a step towards real-time stereo, we will present a fast and efficient VLSI architecture and implementation of a stereo matching algorithm which has a low error rate. The architecture has the form of linear systolic array using simple processing element(PE)s that are connected with neighboring PEs. Due to this simple full parallel structure, it is smaller in the time complexity load than other methods. Thus our structure is more adequate for high resolution and real-time applications like the 3D video conference, the Zkeying, and the virtual reality. Our chip can process 320 by 240 images of 128 levels at 30 frames/s.