Designing Nanoscale Logic Circuits Based on Markov Random Fields

Authors:
K. Nepal;R. I. Bahar;J. Mundy;W. R. Patterson;A. Zaslavsky
Affiliations:
Brown University, Division of Engineering, Providence, USA 02912;Brown University, Division of Engineering, Providence, USA 02912;Brown University, Division of Engineering, Providence, USA 02912;Brown University, Division of Engineering, Providence, USA 02912;Brown University, Division of Engineering, Providence, USA 02912
Venue:
Journal of Electronic Testing: Theory and Applications
Year:
2007

Citing 5
Cited 1

Markov random field modeling in computer vision

Markov random field modeling in computer vision
Designing logic circuits for probabilistic computation in the presence of noise

Proceedings of the 42nd annual Design Automation Conference
MRF Reinforcer: A Probabilistic Element for Space Redundancy in Nanoscale Circuits

IEEE Micro
Beyond the conventional transistor

IBM Journal of Research and Development
Loopy belief propagation for approximate inference: an empirical study

UAI'99 Proceedings of the Fifteenth conference on Uncertainty in artificial intelligence

A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic

Proceedings of the great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

As devices and operating voltages are scaled down, future circuits will be plagued by higher soft error rates, reduced noise margins and defective devices. A key challenge for the future is retaining high reliability in the presence of faulty devices and noise. Probabilistic computing offers one possible approach. In this paper we describe our approach for mapping circuits onto CMOS using principles of probabilistic computation. In particular, we demonstrate how Markov random field elements may be built in CMOS and used to design combinational circuits running at ultra low supply voltages. We show that with our new design strategy, circuits can operate in highly noisy conditions and provide superior noise immunity, at reduced power dissipation. If extended to more complex circuits, our approach could lead to a paradigm shift in computing architecture without abandoning the dominant silicon CMOS technology.