Investigation of SOI MOSFETs with ultimate thickness
INFOS'99 Proceedings of the 11th biennial conference on on Insulating films on semiconductors
Scaling the gate dielectric: materials, integration, and reliability
IBM Journal of Research and Development
Growth and characterization of ultrathin nitrided silicon oxide films
IBM Journal of Research and Development
Image and exchange-correlation effects in double gate Silicon-on-insulator transistors
Microelectronic Engineering - Special issue: Proceedings of the 13th biennial conference on insulating films on semiconductors
CAD for nanometer silicon design challenges and success
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Nanoelectronic circuits and systems
Designing logic circuits for probabilistic computation in the presence of noise
Proceedings of the 42nd annual Design Automation Conference
GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Three-dimensional integrated circuits
IBM Journal of Research and Development - Advanced silicon technology
Carbon nanotube transistor circuits: models and tools for design and performance optimization
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Designing Nanoscale Logic Circuits Based on Markov Random Fields
Journal of Electronic Testing: Theory and Applications
Carbon nanotube transistor compact model for circuit design and performance optimization
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Computing entries of the inverse of a sparse matrix using the FIND algorithm
Journal of Computational Physics
Three-dimensional quantum simulation of multigate nanowire field effect transistors
Mathematics and Computers in Simulation
Quantum-corrected drift-diffusion models: Solution fixed point map and finite element approximation
Journal of Computational Physics
Automated design and optimization of circuits in emerging technologies
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
System-on-Chip Test Architectures: Nanometer Design for Testability
System-on-Chip Test Architectures: Nanometer Design for Testability
A novel table-based approach for design of FinFET circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Widely tunable low-power high-linearity current-mode integrator built using DG-MOSFETs
Analog Integrated Circuits and Signal Processing
Nanoscale TiN metal gate technology for CMOS integration
Microelectronic Engineering
A table-based approach to study the impact of process variations on finfet circuit performance
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modeling thermal effects in fully-depleted SOI devices with arbitrary crystallographic orientation
NMA'10 Proceedings of the 7th international conference on Numerical methods and applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET
Microelectronics Journal
Bias and geometry optimization of FinFET for RF stability performance
Journal of Computational Electronics
| Hi-index | 0.01 |
This paper focuses on approaches to continuing CMOS scaling by introducing new device structures and new materials. Starting from an analysis of the sources of improvements in device performance, we present technology options for achieving these performance enhancements. These options include high-dielectric-constant (high-k) gate dielectric, metal gate electrode, double-gate FET, and strained-silicon FET. Nanotechnology is examined in the context of continuing the progress in electronic systems enabled by silicon microelectronics technology. The carbon nanotube field-effect transistor is examined as an example of the evaluation process required to identify suitable nanotechnologies for such purposes.