Design of Testable Multipliers for Fixed-Width Data Paths
IEEE Transactions on Computers
An efficient algorithm to integrated scheduling and allocation in high-level test synthesis
Proceedings of the conference on Design, automation and test in Europe
Testability Insertion in Behavioral Descriptions
ISSS '96 Proceedings of the 9th international symposium on System synthesis
Hi-index | 0.00 |