Performance evaluation of the IBM RISC System/6000: comparison of an optimized scalar processor with two vector processors

Authors:
Margaret L. Simmons;Harvey J. Wasserman
Affiliations:
Computer Research Group, Computing and Communications Division, Los Alamos National Laboratory, Los Alamos, New Mexico;Computer Research Group, Computing and Communications Division, Los Alamos National Laboratory, Los Alamos, New Mexico
Venue:
Proceedings of the 1990 ACM/IEEE conference on Supercomputing
Year:
1990

Citing 2
Cited 7

The convex C240 architecture

Proceedings of the 1988 ACM/IEEE conference on Supercomputing
Vectorization on Monte Carlo particle transport: an architectural study using the LANL benchmark “GAMTEB”

Proceedings of the 1989 ACM/IEEE conference on Supercomputing

Wide format floating-point math libraries

Proceedings of the 1991 ACM/IEEE conference on Supercomputing
A virtual memory translation mechanism to support checkpoint and rollback recovery

Proceedings of the 1991 ACM/IEEE conference on Supercomputing
Pseudo vector processor based on register-windowed superscalar pipeline

Proceedings of the 1992 ACM/IEEE conference on Supercomputing
A scalar architecture for pseudo vector processing based on slide-windowed registers

ICS '93 Proceedings of the 7th international conference on Supercomputing
CP-PACS: a massively parallel processor for large scale scientific calculations

ICS '97 Proceedings of the 11th international conference on Supercomputing
Optimizing a Superscalar Machine to Run Vector Code

IEEE Parallel & Distributed Technology: Systems & Technology
The Architecture of Massively Parallel Processor CP-PACS

PAS '97 Proceedings of the 2nd AIZU International Symposium on Parallel Algorithms / Architecture Synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

RISC System/6000 computers are workstations with a reduced instruction set processor recently developed by IBM. This report details the performance of the 6000-series computers as measured using a set of portable, standard-Fortran, computationally-intensive benchmark codes that represent the scientific workload at the Los Alamos National Laboratory. On all but three of our benchmark codes, the 40-ns RISC System was able to perform as well as a single Convex C-240 processor, a vector processor that also has a 40-ns clock cycle, and on these same codes, it performed as well as the FPS-500, a vector processor with a 30-ns clock cycle.