Formalising Flash Memory: First Steps

Authors:
Andrew Butterfield;Jim Woodcock
Affiliations:
Trinity College Dublin, Ireland;University of York, UK
Venue:
ICECCS '07 Proceedings of the 12th IEEE International Conference on Engineering Complex Computer Systems
Year:
2007

Citing 0
Cited 13

Formal Modeling and Analysis of a Flash Filesystem in Alloy

ABZ '08 Proceedings of the 1st international conference on Abstract State Machines, B and Z
Formal Functional Verification of Device Drivers

VSTTE '08 Proceedings of the 2nd international conference on Verified Software: Theories, Tools, Experiments
Modelling and Proof of a Tree-Structured File System in Event-B and Rodin

ICFEM '08 Proceedings of the 10th International Conference on Formal Methods and Software Engineering
Mechanising a formal model of flash memory

Science of Computer Programming
POSIX file store in Z/Eves: An experiment in the verified software repository

Science of Computer Programming
Investigating flash memory wear levelling and execution modes

SPECTS'09 Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems
Abstract Specification of the UBIFS File System for Flash Memory

FM '09 Proceedings of the 2nd World Congress on Formal Methods
RAFFS: Model Checking a Robust Abstract Flash File Store

ICFEM '09 Proceedings of the 11th International Conference on Formal Engineering Methods: Formal Methods and Software Engineering
Response time distribution of flash memory accesses

Performance Evaluation
Proving theorems about JML classes

Formal methods and hybrid real-time systems
Modelling flash devices with FDR: progress and limits

Proceedings of the 8th International Conference on Frontiers of Information Technology
Linking a state-rich process algebra to a state-free algebra to verify software/hardware implementation

Proceedings of the 8th International Conference on Frontiers of Information Technology
Investigating Flash memory wear levelling and execution modes

Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present first steps in the construction of formal models of NAND Flash memory, based on a recently emerged open standard for such devices. The model is at a level of abstraction that captures the internal architecture of such a device, as well as the commands that are used to operate it. The model is intended as a key step in a plan to develop a verified filestore system, by providing a description of the hardware devices that would be used in it implementation.