Computer architecture (2nd ed.): a quantitative approach
Computer architecture (2nd ed.): a quantitative approach
FAST: a simulation testbed for ATM networks
COMPCON '96 Proceedings of the 41st IEEE International Computer Conference
The integrated computer engineering design (ICED) curriculum
WCAE-4 '98 Proceedings of the 1998 workshop on Computer architecture education
The integrated computer engineering design (ICED) curriculum
WCAE '98 Proceedings of the 1998 workshop on Computer architecture education
Learning the relationship between computer architecture and technology by reconfiguring
WCAE '98 Proceedings of the 1998 workshop on Computer architecture education
| Hi-index | 0.00 |
The CPU Design Kit is a prototyping platform designed at University of California, Santa Cruz, for teaching the Processor Design class. The prototyping platform allows the design and implementation of a 32-bit pipelined CPU. The prototyping hardware consists of an ISA-bus-based printed-circuit board containing six Altera FLEX EPF81500 programmable logic chips providing a total of 80,000 usable gates, static RAM chips to implement register file and caches, and hardware support for monitoring and debugging. A Windows-based user interface provides access to the necessary software tools for downloading designs into the board, debugging, and control of the CPU.