Sleep transistor sizing and control for resonant supply noise damping

Authors:
Jie Gu;Hanyong Eom;Chris H. Kim
Affiliations:
University of Minnesota;University of Minnesota;University of Minnesota
Venue:
ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Year:
2007

Citing 2
Cited 1

Sleep transistor sizing using timing criticality and temporal currents

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Timing driven power gating

Proceedings of the 43rd annual Design Automation Conference

Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

A fact that has generally been unnoticed is that sleep transistors for leakage reduction can significantly damp the resonant supply noise due to their series resistance. This paper describes an optimal sleep transistor sizing method considering the dominant resonant supply noise. We show that a smaller sleep transistor can offer a smaller worst case supply noise due to the increased damping. We also propose an adaptive sleep transistor technique which automatically dampens the resonant noise only when it is detected. Simulations in 32nm CMOS show that the resonant noise is reduced by 32% using the proposed technique.