On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing

Authors:
Yang Liu;Tong Zhang
Affiliations:
Rensselaer Polytechnic Institute;Rensselaer Polytechnic Institute
Venue:
ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Year:
2007

Citing 4
Cited 1

Soft digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Reliable and energy-efficient digital signal processing

Proceedings of the 39th annual Design Automation Conference
Reliable low-power digital signal processing via reduced precision redundancy

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power filtering via adaptive error-cancellation

IEEE Transactions on Signal Processing

Error-resilient low-power DSP via path-delay shaping

Proceedings of the 48th Design Automation Conference

Quantified Score

Hi-index	0.01

Visualization

Abstract

A soft digital signal processing (DSP) design paradigm has been recently proposed to reduce the energy consumption of DSP systems through voltage overscaling. This paper shows that the selection of arithmetic unit structure can be an important and non-trivial issue in soft DSP system design. We present an optimal formulation and propose sub-optimal low-complexity approximations for selecting the appropriate arithmetic unit structure in voltage overscaled signal processing systems. We further present a case study on choosing the appropriate MAC (multiply-accumulate) structure in voltage overscaled FIR (finite impulse response) filter.