Automatic hardware implementation tool for a discrete Adaboost-based decision algorithm

  • Authors:
  • J. Mitéran;J. Matas;E. Bourennane;M. Paindavoine;J. Dubois

  • Affiliations:
  • Le2i (UMR CNRS), Aile des Sciences de l'Ingénieur, Université de Bourgogne, Dijon Cedex, France;Center for Machine Perception-CVUT, Prague, Czech Republic;Le2i (UMR CNRS), Aile des Sciences de l'Ingénieur, Université de Bourgogne, Dijon Cedex, France;Le2i (UMR CNRS), Aile des Sciences de l'Ingénieur, Université de Bourgogne, Dijon Cedex, France;Le2i (UMR CNRS), Aile des Sciences de l'Ingénieur, Université de Bourgogne, Dijon Cedex, France

  • Venue:
  • EURASIP Journal on Applied Signal Processing
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

We propose a method and a tool for automatic generation of hardware implementation of a decision rule based on the Adaboost algorithm. We review the principles of the classification method and we evaluate its hardware implementation cost in terms of FPGA's slice, using different weak classifiers based on the general concept of hyperrectangle. The main novelty of our approach is that the tool allows the user to find automatically an appropriate tradeoff between classification performances and hardware implementation cost, and that the generated architecture is optimized for each training process. We present results obtained using Gaussian distributions and examples from UCI databases. Finally, we present an example of industrial application of real-time textured image segmentation.