A Machine-Oriented Logic Based on the Resolution Principle
Journal of the ACM (JACM)
Correction to "Analyzing Errors with the Boolean Difference"1
IEEE Transactions on Computers
Analyzing Errors with the Boolean Difference
IEEE Transactions on Computers
Diagnosis of automata failures: a calculus and a method
IBM Journal of Research and Development
On the necessity to examine D-chains in diagnostic test generation-an example
IBM Journal of Research and Development
Fault Folding for Irredundant and Redundant Combinational Circuits
IEEE Transactions on Computers
| Hi-index | 14.98 |
A sequential machine that processes its inputs without changing state can be represented as a constrained combinational network. A system of Boolean equations that represent such a network must include assertions that formalize the required constraints. These constraints can be expressed as assertions about certain gate inputs and certain gate outputs within the network. In such networks, redundant and partially redundant gates are not pathological. The fault analysis method presented provides for the testing of both sides of an irredundant gate and for the detectable side of a partially redundant gate.