Two-Level Emitter-Function Logic Structures for Logic-in-Memory Computers

Authors:
M. I. Elmasry;P. M. Thompson
Affiliations:
Department of Electrical Engineering, University of Waterloo;-
Venue:
IEEE Transactions on Computers
Year:
1975

Citing 3
Cited 1

Cellular Logic-in-Memory Arrays

IEEE Transactions on Computers
A Logic-in-Memory Computer

IEEE Transactions on Computers
Structural aspects of the system/360 model 85: II the cache

IBM Systems Journal

Logic Design Using EFL Structures

IEEE Transactions on Computers

Quantified Score

Hi-index	14.98

Visualization

Abstract

Logic-in-memory (LIM) organization allows central processor functions of computing systems to be combined with memory in regular arrays. The cells of these arrays can themselves be constructed regularly and economically using similar two-level emitter-function logic (EFL) structures. The structure is a development of current-mode logic and it permits the large-scale integration (LSI) realization of three levels of logic with similar silicon area and power dissipation to a single conventional emitter-coupled logic (ECL) gate. It also permits the realization of a D latch in a single structure. The capability of the structure is demonstrated in examples of LIM data transfer and sorting arrays.