Fully Interconnecting Multiple Computers with Pipelined Sorting Nets

Authors:
H. P. Moravec
Affiliations:
Artificial Intelligence Laboratory, Department of Computer Science, Stanford University
Venue:
IEEE Transactions on Computers
Year:
1979

Citing 0
Cited 4

The VLSI Complexity of Sorting

IEEE Transactions on Computers
The architecture of MANIP: a parallel computer system for solving NP-complete problems

AFIPS '81 Proceedings of the May 4-7, 1981, national computer conference
Paper: Hybrid systolic sorters

Parallel Computing
VLSI Sorting with Reduced Hardware

IEEE Transactions on Computers

Quantified Score

Hi-index	14.99

Visualization

Abstract

A pipelined multiprocessor interconnection method functionally equivalent to a full crossbar, but with a per processor cost proportional to the square of the log of the total number of processors, is presented.