The ETH-Multiprocessor Empress: A Dynamically Configurable MIMD System

Authors:
R. E. Buehrer;H. Brundiers;H. Benz;B. Bron;H. Friess;W. Haelg;H. J. Halin;A. Isacson;M. Tadian
Affiliations:
Swiss Federal Institute of Technology, ETH;-;-;-;-;-;-;-;-
Venue:
IEEE Transactions on Computers
Year:
1982

Citing 4
Cited 1

MP/C: A multiprocessor/computer architecture

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
The MuNet: A scalable decentralized architecture for parallel computation

ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
C.mmp: a multi-mini-processor

AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
Cm*: a modular, multi-microprocessor

AFIPS '77 Proceedings of the June 13-16, 1977, national computer conference

Parallel Block Predictor-Corrector Methods for Ode's

IEEE Transactions on Computers

Quantified Score

Hi-index	14.98

Visualization

Abstract

The MIMD multiprocessor EMPRESS (ETH-Multiprocessor) to be described was built in order to study the performance of MIMD architectures in general, and particularly in the field of simulation problems. By means of a dynamically configurable architecture in combination with a powerful processor intercommunication principle, the system is able to handle two-stage parallelism: several independent subtasks with inherent parallelism can be run simultaneously. This concept incorporates features of a quite general nature allowing in principle the implementation of other software.