An Efficient Approach for Fault Diagnosis in a Boolean n-Cube Array of Microprocessors

  • Authors:
  • K. V. S. Bhat

  • Affiliations:
  • Department of Computer Science, University of Iowa

  • Venue:
  • IEEE Transactions on Computers
  • Year:
  • 1983

Quantified Score

Hi-index 14.98

Visualization

Abstract

In this correspondence a O(n3)-time algorithm for fault diagnosis in an n-cube connected array of processors is presented using the notion of candidate processors and syndrome information digraphs.