An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures

  • Authors:
  • G. G. L. Meyer;G. M. Masson

  • Affiliations:
  • Department of Electrical Engineering, The Johns Hopkins University;-

  • Venue:
  • IEEE Transactions on Computers
  • Year:
  • 1978

Quantified Score

Hi-index 15.00

Visualization

Abstract

A new diagnosis algorithm for determining the existing fault situation in a symmetric multiple processor architecture is given. The algorithm assumes that there are n processors, each of which is tested by at least t other processors, and at most t of which are faulty. The existing fault situation is always diagnosed if n = 2t + 1 and, in some cases, can still be diagnosed if n