A Proposed Standard for Binary Floating-Point Arithmetic

Authors:
D. Stevenson
Affiliations:
IEEE Computer Society
Venue:
Computer
Year:
1981

Citing 0
Cited 8

Quantitative analysis of floating point arithmetic on FPGA based custom computing machines

FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
The QC-2 parallel Queue processor architecture

Journal of Parallel and Distributed Computing
Architecture and software support in IBM S/390 parallel enterprise servers for IEEE floating-point arithmetic

IBM Journal of Research and Development
A code motion technique for accelerating general-purpose computation on the GPU

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Field programmable gate arrays and floating point arithmetic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Performance study of LU decomposition on the programmable GPU

HiPC'05 Proceedings of the 12th international conference on High Performance Computing
Pitfalls of a full floating-point proof: example on the formal proof of the veltkamp/dekker algorithms

IJCAR'06 Proceedings of the Third international joint conference on Automated Reasoning
A GPGPU approach for accelerating 2-d/3-d rigid registration of medical images

ISPA'06 Proceedings of the 4th international conference on Parallel and Distributed Processing and Applications

Quantified Score

Hi-index	4.10

Visualization

Abstract

Offered here for public comment, this proposed standard facilitates transportation of numerically oriented programs and encourages development of high-quality numerical software.