Architecture and software support in IBM S/390 parallel enterprise servers for IEEE floating-point arithmetic

Authors:
P. H. Abbott;D. G. Brush;C. W. Clark;C. J. Crone;J. R. Ehrman;G. W. Ewart;C. A. Goodrich;M. Hack;J. S. Kapernick;B. J. Minchau;W. C. Shepard;R. M. Smith;R. Tallman;S. Walkowiak;A. Watanabe;W. R. White
Affiliations:
IBM Centre for Java Technology, Winchester, United Kingdom;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM Software Solutions Division, Santa Teresa Laboratory, San Jose, California;IBM Software Solutions Division, Santa Teresa Laboratory, San Jose, California;IBM Software Group, Toronto Laboratory, Toronto, Ontario, Canada;IBM System, Poughkeepsie, New York;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, New York;IBM System, Poughkeepsie, New York;IBM Software Solutions Division, Toronto Laboratory, Toronto, Ontario, Canada;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM System, Poughkeepsie, New York;IBM Systems Sales Division, Yamato, Japan;IBM System, Endicott Programming Laboratory, Endicott, New York
Venue:
IBM Journal of Research and Development
Year:
1999

Citing 12
Cited 5

How to read floating point numbers accurately

PLDI '90 Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation
How to print floating-point numbers accurately

PLDI '90 Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation
ESA/390 interpretive-execution architecture, foundation for VM/ESA

IBM Systems Journal
Java Virtual Machine Specification

Java Virtual Machine Specification
The Java Language Specification

The Java Language Specification
The S/390 G5 Floating Point Unit Supporting Hex and Binary Architectures

ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
Contributions to a proposed standard for binary floating-point arithmetic (computer arithmetic)

Contributions to a proposed standard for binary floating-point arithmetic (computer arithmetic)
A Proposed Radix- and Word-length-independent Standard for Floating-point Arithmetic

IEEE Micro
A Proposed Standard for Binary Floating-Point Arithmetic

Computer
Analysis of Proposals for the Floating-Point Standard

Computer
Applications of the Proposed IEEE 754 Standard for Floating-Point Arithetic

Computer
Underflow and the Denormalized Numbers

Computer

Scalar fused multiply-add instructions produce floating-point matrix arithmetic provably accurate to the penultimate digit

ACM Transactions on Mathematical Software (TOMS)
How to read floating point numbers accurately

ACM SIGPLAN Notices - Best of PLDI 1979-1999
Algorithm 867: QUADLOG—a package of routines for generating Gauss-related quadrature for two classes of logarithmic weight functions

ACM Transactions on Mathematical Software (TOMS)
Custom S/390 G5 and G6 microprocessors

IBM Journal of Research and Development
The S/390 G5 floating-point unit

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

IEEE Binary Floating-Point is an industry-standard architecture. The IBM System/360™ hexadecimal floating-point architecture predates the IEEE standard and has been carried forward through the System/370™ to current System/390® processors. The growing importance of industry standards and floating-point combined to produce a need for IEEE Floating-Point on System/390. At the same time, customer investment in IBM floating-point had to be preserved. This paper describes the architecture, hardware, and software efforts that combined to produce a conforming implementation of IEEE Floating-Point on System/390 while retaining compatibility with the original IBM architecture.