Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches
IEEE Transactions on Computers
High-speed switch scheduling for local-area networks
ACM Transactions on Computer Systems (TOCS)
Two-dimensional round-robin schedulers for packet switches with multiple input queues
IEEE/ACM Transactions on Networking (TON)
A flexible shared-buffer switch for ATM at Gb/s rates
Computer Networks and ISDN Systems
Scheduling algorithms for input-queued cell switches
Scheduling algorithms for input-queued cell switches
IEEE/ACM Transactions on Networking (TON)
The iSLIP scheduling algorithm for input-queued switches
IEEE/ACM Transactions on Networking (TON)
Introduction to Algorithms
Symmetric Crossbar Arbiters for VLSI Communication Switches
IEEE Transactions on Parallel and Distributed Systems
IEEE Communications Magazine
Saturn: a terabit packet switch using dual round robin
IEEE Communications Magazine
Priority queue schedulers with approximate sorting in output-buffered switches
IEEE Journal on Selected Areas in Communications
A survey of modern high-performance switching techniques
IEEE Journal on Selected Areas in Communications
Wide-area Internet traffic patterns and characteristics
IEEE Network: The Magazine of Global Internetworking
| Hi-index | 0.24 |
Throughput of input queued switches using FIFOs is limited due to the Head of Line blocking (HoL) problem. Using VOQs at inputs and a proper scheduling algorithm, near 100% throughput can be achieved. Scaling in terms of number of ports and line rates is a crucial factor for switches deployed in very high speed networks. We propose a novel scheduler called DHL, Decomposed Hierarchical Logarithmic, which is faster than schedulers like iSLIP while performing better for bursty and IP traffics. DHL supports priority in a manner better than other input queue switches especially for bursty traffics. We also propose an optimal version of DHL which is fairer while having half of DHL's area. By pipelining, it is also possible to increase its speed 2 times. DHL scales well in terms of performance, area, and delay. Its area scales linearly with the number of input ports and its delay grows logarithmically while its performance remains almost constant. Our scheduler can be implemented with a low complexity, while working with different service policies like Round Robin, RR, and Earliest Deadline First, EDF. We report our simulation results regarding the average delay, throughput, burst reduction, fairness and priority with respect to the switch sizes.