Toward the Predictable Integration of Real-Time COTS Based Systems

Authors:
Rodolfo Pellizzoni;Marco Caccamo
Affiliations:
-;-
Venue:
RTSS '07 Proceedings of the 28th IEEE International Real-Time Systems Symposium
Year:
2007

Citing 0
Cited 4

Hardware support for WCET analysis of hard real-time multicore systems

Proceedings of the 36th annual international symposium on Computer architecture
System-wide energy optimization for multiple DVS components and real-time tasks

Real-Time Systems
Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications

ACM Transactions on Embedded Computing Systems (TECS)
A hard real-time capable multi-core SMT processor

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The integration phase of real-time COTS-based systems is often problematic because when multiple tasks run con- currently, the interference at the bus level between cache fetching activities and I/O peripheral transactions is signif- icant and causes unpredictable behaviors: experimentally, tasks can have computation time variance up to 50%. In this work, we present a theoretical framework able to model the interaction between CPU and peripherals contending for shared main memory through the Front Side Bus (FSB). We first show how to compute worst case execution times for a task given a trace of its cache activity and given an up- per bound function that models peripheral activities; then, we introduce the novel idea of "hardware server" as a means of controlling the unpredictable behavior of COTS periph- eral components.