An open-source binary utility generator

Authors:
Alexandro Baldassin;Paulo Centoducatte;Sandro Rigo;Daniel Casarotto;Luiz C. V. Santos;Max Schultz;Olinto Furtado
Affiliations:
State University of Campinas, Brazil;State University of Campinas, Brazil;State University of Campinas, Brazil;Federal University of Santa Catarina, Brazil;Federal University of Santa Catarina, Brazil;Federal University of Santa Catarina, Brazil;Federal University of Santa Catarina, Brazil
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2008

Citing 14
Cited 0

Specifying representations of machine instructions

ACM Transactions on Programming Languages and Systems (TOPLAS)
ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Generation of software tools from processor descriptions for hardware/software codesign

DAC '97 Proceedings of the 34th annual Design Automation Conference
Retargetable binary utilities

Proceedings of the 39th annual Design Automation Conference
Platform-Based Design and Software Design Methodology for Embedded Systems

IEEE Design & Test
The A to Z of SoCs

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Processor Models for Retargetable Tools

RSP '00 Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000)
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
The ArchC architecture description language and tools

International Journal of Parallel Programming
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems

Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems
A survey on modeling issues using the machine description language LISA

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation

RSP '07 Proceedings of the 18th IEEE/IFIP International Workshop on Rapid System Prototyping
The New Jersey machine-code toolkit

TCON'95 Proceedings of the USENIX 1995 Technical Conference Proceedings
System-level design: orthogonalization of concerns and platform-based design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Electronic system level (ESL) modeling allows early hardware-dependent software (HDS) development. Due to broad CPU diversity and shrinking time-to-market, HDS development can neither rely on hand-retargeting binary tools, nor can it rely on pre-existent tools within standard packages. As a consequence, binary utilities which can be easily adapted to new CPU targets are of increasing interest. We present in this article a framework for automatic generation of binary utilities. It relies on two innovative ideas: platform-aware modeling and more inclusive relocation handling. Generated assemblers, linkers, disassemblers and debuggers were validated for MIPS, SPARC, PowerPC, i8051 and PIC16F84. An open-source prototype generator is available for download.