Computer arithmetic algorithms
Computer arithmetic algorithms
Reprogrammable network packet processing on the field programmable port extender (FPX)
FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
Computer Arithmetic: Principles, Architecture and Design
Computer Arithmetic: Principles, Architecture and Design
Computer Networks
Evaluating System Performance in Gigabit Networks
LCN '03 Proceedings of the 28th Annual IEEE International Conference on Local Computer Networks
Wireless mesh networks: a survey
Computer Networks and ISDN Systems
Estimating the Worst-Case Energy Consumption of Embedded Software
RTAS '06 Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium
Understanding Linux Network Internals
Understanding Linux Network Internals
Linux Device Drivers, 3rd Edition
Linux Device Drivers, 3rd Edition
Mesh networks: commodity multihop ad hoc networks
IEEE Communications Magazine
| Hi-index | 0.00 |
The use of Wireless Mesh Networks has growing use in areas without telecommunication infrastructure. One of the main problems is the network performance due to the low capacity of the processors used in intermediary mesh nodes. We propose a hardware implementation of IP Checksum incremental update in FPGA (Field Programmable Gate Array) or ASIC (Application Specific Integrated Circuits). Then, this implementation is compared with the kernel Linux TCP/IP implementation.