Field programmable port extender (FPX) for distributed routing and queuing
FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
Design of a Gigabit ATM Switch
INFOCOM '97 Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution
A High-Performance OC-12/OC-48 Queue Design Prototype for Input-buffered ATM Switches
INFOCOM '97 Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution
Protocol boosters: applying programmability to network infrastructures
IEEE Communications Magazine
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Proceedings of the 39th annual Design Automation Conference
Reconfigurable Router Modules Using Network Protocol Wrappers
FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
Using PARBIT to Implement Partial Run-Time Reconfigurable Systems
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
XORP: an open platform for network research
ACM SIGCOMM Computer Communication Review
Automated tools to implement and test Internet systems in reconfigurable hardware
ACM SIGCOMM Computer Communication Review
An Analysis of the Cost Effectiveness of an Adaptable Computing Cluster
Cluster Computing
The open network laboratory: a resource for networking research and education
ACM SIGCOMM Computer Communication Review
Proceedings of the 37th SIGCSE technical symposium on Computer science education
A network agent for diagnosis and analysis of real-time Ethernet networks
CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
RiceNIC: a reconfigurable network interface for experimental research and education
Proceedings of the 2007 workshop on Experimental computer science
A reconfigurable platform for multi-service edge routers
Proceedings of the 20th annual conference on Integrated circuits and systems design
Compiling PCRE to FPGA for accelerating SNORT IDS
Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
IP-checksum incremental update method proposal for efficient use of energy in wireless environments
EATIS '07 Proceedings of the 2007 Euro American conference on Telematics and information systems
Exact multi-pattern string matching on the cell/b.e. processor
Proceedings of the 5th conference on Computing frontiers
Implementing an OpenFlow switch on the NetFPGA platform
Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
High-performance regular expression scanning on the Cell/B.E. processor
Proceedings of the 23rd international conference on Supercomputing
Design and performance evaluation of an adaptive FPGA for network applications
Microelectronics Journal
A programmable, generic forwarding element approach for dynamic network functionality
Proceedings of the 2nd ACM SIGCOMM workshop on Programmable routers for extensible services of tomorrow
Customizing virtual networks with partial FPGA reconfiguration
Proceedings of the second ACM SIGCOMM workshop on Virtualized infrastructure systems and architectures
Analysis of a reconfigurable network processor
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Customizing virtual networks with partial FPGA reconfiguration
ACM SIGCOMM Computer Communication Review
A dynamically reconfigured multi-FPGA network platform for high-speed malware collection
International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
An efficient parallelized L7-filter design for multicore servers
IEEE/ACM Transactions on Networking (TON)
Survey Bloom filter applications in network security: A state-of-the-art survey
Computer Networks: The International Journal of Computer and Telecommunications Networking
| Hi-index | 0.00 |
A prototype platform has been developed that allows processing of packets at the edge of a multi-gigabit-per-second network switch. This system, the Field Programmable Port Extender (FPX), enables packet processing functions to be implemented as modular components in reprogrammable hardware. All logic on the on the FPX is implemented in two Field Programmable Gate Arrays (FPGAs). Packet processing functions in the system are implemented as dynamically-loadable modules.Core functionality of the FPX is implemented on an FPGA called the Networking Interface Device (NID). The NID contains the logic to transmit and receive packets over a network, dynamically reprogram hardware modules, and route individual traffic flows. A full, non-blocking, switch is implemented on the NID to route packets between the networking interfaces and the modular components. Modular components of the FPX are implemented on a second FPGA called the Reprogrammable Application Device (RAD). Modules are loaded onto the RAD via reconfiguration and/or partial partial reconfiguration of the FPGA.Through the combination of the NID and the RAD, the FPX can individually reconfigure the packet processing functionality for one set of traffic flows, while the rest of the system continues to operate. The platform simplifies the development and deployment of new hardware-accelerated packet processing circuits. The modular nature of the system allows an active router to migrate functionality from softare plugins to hardware modules.