Filtering drowsy instruction cache to achieve better efficiency

Authors:
Roberto Giorgi;Paolo Bennati
Affiliations:
University of Siena - Via Roma, Siena-Italy;University of Siena - Via Roma, Siena-Italy
Venue:
Proceedings of the 2008 ACM symposium on Applied computing
Year:
2008

Citing 6
Cited 0

The filter cache: an energy efficient memory structure

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
2001 Technology Roadmap for Semiconductors

Computer
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache

MEDEA '07 Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Leakage power in cache memories represents a sizable fraction of total power consumption, and many techniques have been proposed to reduce it. As a matter of fact, during a fixed period of time, only a small subset of cache lines is used. Previous techniques put unused lines, for example, to drowsy in order to save power. Our idea is to adaptively select the most used cache lines. In the case of instruction cache, we found that this can automatically achieved by coupling a tiny cache acting as a filter cache (ILO cache) with a drowsy-cache. Our experiments, with complete MiBench suite for ARM based processor, show a 25% improvement in leakage saving versus drowsy.