System level power profile analysis and optimization for smart cards and mobile devices

Authors:
M. Wendt;M. Grumer;C. Steger;R. Weiss;U. Neffe;A. Muehlberger
Affiliations:
Graz University of Technology, Graz, Austria;Graz University of Technology, Graz, Austria;Graz University of Technology, Graz, Austria;Graz University of Technology, Graz, Austria;Business Line Identification, Micronweg, Gratkorn, Austria;Business Line Identification, Micronweg, Gratkorn, Austria
Venue:
Proceedings of the 2008 ACM symposium on Applied computing
Year:
2008

Citing 9
Cited 3

Power analysis of embedded software: a first step towards software power minimization

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
System-level power optimization: techniques and tools

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A discrete-time battery model for high-level power estimation

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Smart Card Handbook

Smart Card Handbook
Battery Life Estimation of Mobile Embedded Systems

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
Maximizing efficiency of solar-powered systems by load matching

Proceedings of the 2004 international symposium on Low power electronics and design
Current flattening in software and hardware for security applications

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Power consumption profile analysis for security attack simulation in smart cards at high abstraction level

Proceedings of the 5th ACM international conference on Embedded software
Sensor-Driven Power Management: Enhancing Performance and Reliability of Autonomously Powered Systems

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures

Power profile estimation and compiler-based software optimization for mobile devices

Journal of Embedded Computing - PATMOS 2007 selected papers on low power electronics
An automated framework for power-critical code region detection and power peak optimization of embedded software

PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation
Estimation based power and supply voltage management for future RF-powered multi-core smart cards

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

The steadily increasing performance of RF-powered devices implies also a rise in power consumption. To counteract this trend, it is mandatory to accomplish power optimizations at every stage in the HW/SW co-design process. Since the momentarily available energy depends on the power profile of anterior tasks, the behavior of the RF-interface has to be considered in the optimization process to achieve a maximum of efficiency by maintaining the system stability. This paper introduces an accurate discrete-time model of the energy source of RF-powered devices. Based on this model, a power profile analysis tool has been developed, which identifies automatically critical regions for the energy source in the current profile of the system. The use of this framework is illustrated in a software optimization process, which intends to eliminate the detected critical areas.