Energyscale for IBM POWER6 microprocessor-based systems

  • Authors:

  • H.-Y. McCreary;M. A. Broyles;M. S. Floyd;A. J. Geissler;S. P. Hartman;F. L. Rawson;T. J. Rosedahl;J. C. Rubio;M. S. Ware

  • Affiliations:

  • Global Firmware Development, IBM Systems and Technology Group, Austin, Texas;Global Firmware Development, IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;Global Firmware Development, IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Research Division, Austin Research Laboratory, Austin, Texas;Global Firmware Development, IBM Systems and Technology Group, Rochester, Minnesota;IBM Research Division, Austin Research Laboratory, Austin, Texas;IBM Research Division, Austin Research Laboratory, Austin, Texas

  • Venue:
  • IBM Journal of Research and Development
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

With increasing processor speed and density, denser system packaging, and other technology advances, system power and heat have become important design considerations. The introduction of new technology including denser circuits, improved lithography, and higher clock speeds means that power consumption and heat generation, which are already significant problems with older systems, are significantly greater with IBM POWER6™ processor-based designs, including both standalone servers and those implemented as blades for the IBM BladeCenter® product line. In response, IBM has developed the EnergyScale™ architecture, a system-level power management implementation for POWER6 processor-based machines. The EnergyScale architecture uses the basic power control facilities of the POWER6 chip, together with additional board-level hardware, firmware, and systems software, to provide a complete power and thermal management solution. The EnergyScale architecture is performance aware, taking into account the characteristics of the executing workload to ensure that it meets the goals specified by the user while reducing power consumption. This paper introduces the EnergyScale architecture and describes its implementation in two representative platform designs: an eight-way, rack-mounted machine and a server blade. The primary focus of this paper is on the algorithms and the firmware structure used in the EnergyScale architecture, although it also provides the system design considerations needed to support performance-aware power management. In addition, it describes the extensions and modifications to power management that are necessary to span the range of POWER6 processor-based system designs.