A Model Checking Approach to Protocol Conversion

Authors:
Roopak Sinha;Partha S. Roop;Samik Basu
Affiliations:
Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand;Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand;Department of Computer Science, Iowa State University, Ames, USA
Venue:
Electronic Notes in Theoretical Computer Science (ENTCS)
Year:
2008

Citing 10
Cited 3

A formal protocol conversion method

SIGCOMM '86 Proceedings of the ACM SIGCOMM conference on Communications architectures & protocols
Synthesis and verification of discrete controllers for robotics and manufacturing devices with temporal logic and the control-D system

Synthesis and verification of discrete controllers for robotics and manufacturing devices with temporal logic and the control-D system
Module checking

Information and Computation - Special issue on FLOC '96
Protocol Conversion

IEEE Transactions on Software Engineering
Convertibility verification and converter synthesis: two faces of the same coin

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Efficient On-the-Fly Model Checking for CTL

LICS '95 Proceedings of the 10th Annual IEEE Symposium on Logic in Computer Science
Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Directed-simulation assisted formal verification of serial protocol and bridge

Proceedings of the 43rd annual Design Automation Conference
Networking of networks: interworking according to OSI

IEEE Journal on Selected Areas in Communications
Formal methods for protocol conversion

IEEE Journal on Selected Areas in Communications

SoC design approach using convertibility verification

EURASIP Journal on Embedded Systems - Model-driven high-level programming of embedded systems: selected papers from SLA++P'07 and SLA++P'08
Formally Synthesising a Protocol Converter: A Case Study

CIAA '09 Proceedings of the 14th International Conference on Implementation and Application of Automata
Formal model of a protocol converter

CATS '09 Proceedings of the Fifteenth Australasian Symposium on Computing: The Australasian Theory - Volume 94

Quantified Score

Hi-index	0.00

Visualization

Abstract

System-on-chip verification is an active research area. Of particular interest is protocol conversion, where two components with different protocols are controlled to communicate accurately. We present an approach to protocol conversion using model checking. The temporal logic ACTL is used to describe desired behaviour and finite state machines are used for protocol description. We use tableau-based converter construction and prove that a converter exists only when a successful tableau can be constructed. Liveness is incorporated so that converters satisfy additional constraints on protocol communication. A NuSMV-based implementation has been created and we present results on various problems including a large NuSMV example.