Dose map and placement co-optimization for timing yield enhancement and leakage power reduction

Authors:
Kwangok Jeong;Andrew B. Kahng;Chul-Hong Park;Hailong Yao
Affiliations:
Univ. of California at San Diego, La Jolla, CA;Univ. of California at San Diego, La Jolla, CA;Univ. of California at San Diego, La Jolla, CA;Univ. of California at San Diego, La Jolla, CA
Venue:
Proceedings of the 45th annual Design Automation Conference
Year:
2008

Citing 4
Cited 2

Manufacturing-Aware Physical Design

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Gate-length biasing for runtime-leakage control

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Dose map and placement co-optimization for improved timing yield and leakage power

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Leakage reduction through optimization of regular layout parameters

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In sub-100nm CMOS processes, delay and leakage power reduction continue to be among the most critical design concerns. We propose to exploit the recent availability of fine-grain exposure dose control in the stepper to achieve both design-time (placement) and manufacturing-time (yield-aware dose mapping) optimizations of timing yield and leakage power. Our placement and dose map co-optimization can simultaneously improve both timing yield and leakage power of a given design. We formulate the placement-aware dose map optimization as a quadratic program, and solve it using an efficient quadratic programming solver. In this paper, we mainly focus on the placement-aware dose map optimization problem; in the Appendix, we describe the complementary but less impactful dose map-aware placement optimization, and an efficient cell swapping heuristic. Experimental results are promising: with typical 90nm stepper (ASML Dose Mapper) parameters, we achieve more than 8% improvement in minimum cycle time of the circuit without any leakage power degradation.