de Bruijn graph as a low latency scalable architecture for energy efficient massive NoCs

Authors:
Mohammad Hosseinabady;Mohammad Reza Kakoee;Jimson Mathew;Dhiraj K. Pradhan
Affiliations:
University of Bristol, UK;University of Tehran, Iran;University of Bristol, UK;University of Bristol, UK
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2008

Citing 3
Cited 2

Generalized de Bruijn digraphs

Networks
Reliable network-on-chip based on generalized de Bruijn graph

HLDVT '07 Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop
A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures

IEEE Transactions on Circuits and Systems Part I: Regular Papers
On chip interconnects for multiprocessor turbo decoding architectures

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we use the generalized binary de Bruijn (GBDB) graph as a scalable and efficient network topology for an on-chip communication network. Using just two-layer wiring, we propose an optimum tile-based implementation for a GBDB-based Network-on-Chip (NoC). Our experimental results show that the latency and energy consumption of generalized de Bruijn graph are much less with compared to Mesh and Torus, the two common NoC architectures in the literature.