Model Checking: Back and Forth between Hardware and Software

Authors:
Edmund Clarke;Anubhav Gupta;Himanshu Jain;Helmut Veith
Affiliations:
School of Computer Science, Carnegie Mellon University,;School of Computer Science, Carnegie Mellon University,;School of Computer Science, Carnegie Mellon University,;Institut für Informatik (I-7), Technische Universität München, Germany
Venue:
Verified Software: Theories, Tools, Experiments
Year:
2005

Citing 16
Cited 1

Model checking and abstraction

ACM Transactions on Programming Languages and Systems (TOPLAS)
Computer-aided verification of coordinating processes: the automata-theoretic approach

Computer-aided verification of coordinating processes: the automata-theoretic approach
Symbolic model checking using SAT procedures instead of BDDs

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Model checking

Model checking
Automatically validating temporal safety properties of interfaces

SPIN '01 Proceedings of the 8th international SPIN workshop on Model checking of software
Lazy abstraction

POPL '02 Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints

POPL '77 Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
Symbolic Model Checking

Symbolic Model Checking
Automatic verification of finite state concurrent system using temporal logic specifications: a practical approach

POPL '83 Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
Specification and verification of concurrent systems in CESAR

Proceedings of the 5th Colloquium on International Symposium on Programming
Construction of Abstract State Graphs with PVS

CAV '97 Proceedings of the 9th International Conference on Computer Aided Verification
Counterexample-Guided Abstraction Refinement

CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic

Logic of Programs, Workshop
Automatic Verification of Asynchronous Circuits

Proceedings of the Carnegie Mellon Workshop on Logic of Programs
Modular verification of software components in C

Proceedings of the 25th International Conference on Software Engineering
The temporal logic of programs

SFCS '77 Proceedings of the 18th Annual Symposium on Foundations of Computer Science

Abstraction based automated test generation from formal tabular requirements specifications

TAP'11 Proceedings of the 5th international conference on Tests and proofs

Quantified Score

Hi-index	0.00

Visualization

Abstract

The interplay back and forth between software model checking and hardware model checking has been fruitful for both. Originally intended for the analysis of concurrent software, model checking was first used in hardware verification. The abstraction methods developed for hardware verification however have been a stepping stone for the new generation of software verification tools including SLAM, BLAST, and MAGIC which focus on control-intensive software in C. Most recently, the experience with software verification is providing new leverage for verifying hardware designs in high level languages.