Transactional Memory and OpenMP

  • Authors:

  • Miloš Milovanović;Roger Ferrer;Osman S. Unsal;Adrian Cristal;Xavier Martorell;Eduard Ayguadé;Jesús Labarta;Mateo Valero

  • Affiliations:

  • Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034;Barcelona Supercomputing Center, Barcelona, Spain 08034

  • Venue:
  • IWOMP '07 Proceedings of the 3rd international workshop on OpenMP: A Practical Programming Model for the Multi-Core Era
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

Future generations of Chip Multiprocessors (CMP) will provide dozens or even hundreds of cores inside the chip. Writing applications that benefit from the massive computational power offered by these chips is not going to be an easy task for mainstream programmers who are used to sequential algorithms rather than parallel ones. This paper explores the possibility of using Transactional Memory (TM) in OpenMP, the industrial standard for writing parallel programs on shared-memory architectures, for C, C++, and Fortran. One of the major complexities in writing OpenMP applications is the use of critical regions (locks), atomic regions and barriers to synchronize the execution of parallel activities in threads. TM has been proposed as a mechanism that abstracts some of the complexities associated with concurrent access to shared data while enabling scalable performance. The paper presents a first proof-of-concept implementation of OpenMP with TM. Some extensions to the language are proposed to express transactions. These extensions are handled by our source-to-source OpenMP Mercurium compiler and our Software Transactional Memory (STM) library Nebelung that supports the code generated by Mercurium. The current implementation of the library has no support at the hardware level, so it is a proof-of-concept implementation. Hardware Transactional Memory (HTM) or Hardware-assisted STM (HaSTM) are seen as possible paths to make the tandem TM-OpenMP more usable. The paper finishes with a set of open issues that still need to be addressed, either in OpenMP or in the hardware/software implementations of TM.