SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs

Authors:
Cesare Ferri;Andrea Marongiu;Benjamin Lipton;R. Iris Bahar;Tali Moreshet;Luca Benini;Maurice Herlihy
Affiliations:
Brown University, Providence, RI, USA;University of Bologna, Bologna, Italy;Swarthmore College, Swarthmore, PA, USA;Brown University, Providence, RI, USA;Swarthmore College, Swarthmore, PA, USA;University of Bologna, Bologna, Italy;Brown University, Providence, RI, USA
Venue:
CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2011

Citing 20
Cited 2

Space/time trade-offs in hash coding with allowable errors

Communications of the ACM
Exposing speculative thread parallelism in SPEC2000

Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Bulk Disambiguation of Speculative Threads in Multiprocessors

Proceedings of the 33rd annual international symposium on Computer Architecture
Implicit parallelism with ordered transactions

Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming
The OpenTM Transactional Application Programming Interface

PACT '07 Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques
LogTM-SE: Decoupling Hardware Transactional Memory from Caches

HPCA '07 Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture
Implementing Signatures for Transactional Memory

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Transactional Memory and OpenMP

IWOMP '07 Proceedings of the 3rd international workshop on OpenMP: A Practical Programming Model for the Multi-Core Era
Supporting OpenMP on Cell

IWOMP '07 Proceedings of the 3rd international workshop on OpenMP: A Practical Programming Model for the Multi-Core Era
On the exploitation of loop-level parallelism in embedded applications

ACM Transactions on Embedded Computing Systems (TECS)
Notary: Hardware techniques to enhance signatures

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory

Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation
Improving Signatures by Locality Exploitation for Transactional Memory

PACT '09 Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Lightweight Transactional Memory systems for NoCs based architectures: Design, implementation and comparison of two policies

Journal of Parallel and Distributed Computing
Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems

Journal of Parallel and Distributed Computing
Implementation tradeoffs in the design of flexible transactional memory support

Journal of Parallel and Distributed Computing
Evaluation of a hardware transactional memory model in an NoC-based embedded MPSoC

SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
Transactional Memory, 2nd Edition

Transactional Memory, 2nd Edition
An OpenMP Compiler for Efficient Use of Distributed Scratchpad Memory in MPSoCs

IEEE Transactions on Computers

Transparent and energy-efficient speculation on NUMA architectures for embedded MPSoCs

Proceedings of the First International Workshop on Many-core Embedded Systems
Energy efficient GPU transactional memory via space-time optimizations

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Two overriding concerns in the development of embedded MPSoCs are ease of programming and hardware complexity. In this paper we present SoC-TM, an integrated HW/SW solution for transactional programming on embedded MPSoCs. Our proposal leverages a Hardware Transactional Memory (HTM) design, based on a dedicated HW module for conflict management, whose functionality is exposed to the software through compiler directives, implemented as an extension to the popular OpenMP programming model. To further improve ease of programming, our framework supports speculative parallelism, thanks to the ability of enforcing a given commit order in hardware. Our experimental results confirm that SoC-TM is a viable and cost-effective solution for embedded MPSoCs, in terms of energy, performance and productivity.