Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems

  • Authors:
  • Cesare Ferri;Samantha Wood;Tali Moreshet;R. Iris Bahar;Maurice Herlihy

  • Affiliations:
  • Division of Engineering, Brown University, Providence, RI 02912, United States;Computer Science Department, Bryn Mawr College, Bryn Mawr, PA 19010, United States;Engineering Department, Swarthmore College, Swarthmore, PA 19081, United States;Division of Engineering, Brown University, Providence, RI 02912, United States;Computer Science Department, Brown University, Providence, RI 02912, United States

  • Venue:
  • Journal of Parallel and Distributed Computing
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

We investigate how transactional memory can be adapted for embedded systems. We consider energy consumption and complexity to be driving concerns in the design of these systems and therefore adapt simple hardware transactional memory (HTM) schemes in our architectural design. We propose several different cache structures and contention management schemes to support HTM and evaluate them in terms of energy, performance, and complexity. We find that ignoring energy considerations can lead to poor design choices, particularly for resource-constrained embedded platforms. We conclude that with the right balance of energy efficiency and simplicity, HTM will become an attractive choice for future embedded system designs.