Scratchpad memory: design alternative for cache on-chip memory in embedded systems

  • Authors:
  • Rajeshwari Banakar;Stefan Steinke;Bo-Sik Lee;M. Balakrishnan;Peter Marwedel

  • Affiliations:
  • Indian Institute of Technology, Delhi;University of Dortmund, Dortmund, Germany;University of Dortmund, Dortmund, Germany;Indian Institute of Technology, Delhi;University of Dortmund, Dortmund, Germany

  • Venue:
  • Proceedings of the tenth international symposium on Hardware/software codesign
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper we address the problem of on-chip memory selection for computationally intensive applications, by proposing scratch pad memory as an alternative to cache. Area and energy for different scratch pad and cache sizes are computed using the CACTI tool while performance was evaluated using the trace results of the simulator. The target processor chosen for evaluation was AT91M40400. The results clearly establish scratehpad memory as a low power alternative in most situations with an average energy reducation of 40%. Further the average area-time reduction for the seratchpad memory was 46% of the cache memory.