On the energy-efficiency of software transactional memory

Authors:
F. Klein;A. Baldassin;G. Araujo;P. Centoducatte;R. Azevedo
Affiliations:
State University of Campinas (UNICAMP), Campinas, Brazil;State University of Campinas (UNICAMP), Campinas, Brazil;State University of Campinas (UNICAMP), Campinas, Brazil;State University of Campinas (UNICAMP), Campinas, Brazil;State University of Campinas (UNICAMP), Campinas, Brazil
Venue:
Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
Year:
2009

Citing 16
Cited 1

Scratchpad memory: design alternative for cache on-chip memory in embedded systems

Proceedings of the tenth international symposium on Hardware/software codesign
Cycle-accurate power analysis for multiprocessor systems-on-a-chip

Proceedings of the 14th ACM Great Lakes symposium on VLSI
The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors

HPCA '04 Proceedings of the 10th International Symposium on High Performance Computer Architecture
Energy reduction in multiprocessor systems using transactional memory

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Software and the Concurrency Revolution

Queue - Multiprocessors
McRT-STM: a high performance software transactional memory system for a multi-core runtime

Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming
Power/performance hardware optimization for synchronization intensive applications in MPSoCs

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Cache coherence tradeoffs in shared-memory MPSoCs

ACM Transactions on Embedded Computing Systems (TECS)
Dynamic allocation for scratch-pad memory using compile-time decisions

ACM Transactions on Embedded Computing Systems (TECS)
Managing energy-performance tradeoffs for multithreaded applications on multiprocessor architectures

Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Transactional Memory: An Overview

IEEE Micro
The Case for Energy-Proportional Computing

Computer
Dynamic performance tuning of word-based software transactional memory

Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming
Energy efficient synchronization techniques for embedded architectures

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Advanced Memory Optimization Techniques for Low-Power Embedded Processors

Advanced Memory Optimization Techniques for Low-Power Embedded Processors
Transactional locking II

DISC'06 Proceedings of the 20th international conference on Distributed Computing

Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Traditional software transactional memory designs are targeted towards performance and therefore little is known about their impact on energy consumption. We provide, in this paper, a comprehensive energy analysis of a standard STM design and propose novel scratchpad-based energy-aware STM design strategies. Experimental results collected through a state-of-the-art MPSoC simulation infrastructure show that our approach can achieve an energy improvement of up to ~36% with regard to the base STM for applications characterized by short-lived transactions and relatively high abort rate.