Notary: Hardware techniques to enhance signatures

Authors:
Luke Yen;Stark C. Draper;Mark D. Hill
Affiliations:
Department of Computer Sciences, University of Wisconsin-Madison, U.S.A.;Department of Electrical and Computer Engineering, University of Wisconsin-Madison, U.S.A.;Department of Computer Sciences, University of Wisconsin-Madison, U.S.A.
Venue:
Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Year:
2008

Citing 35
Cited 15

Pseudo-randomly interleaved memory

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
An analysis of the information content of address reference streams

MICRO 24 Proceedings of the 24th annual international symposium on Microarchitecture
A case for two-way skewed-associative caches

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Address compression through base register caching

MICRO 23 Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture
Eliminating cache conflict misses through XOR-based placement functions

ICS '97 Proceedings of the 11th international conference on Supercomputing
Efficient Hardware Hashing Functions for High Performance Computers

IEEE Transactions on Computers
A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
Space/time trade-offs in hash coding with allowable errors

Communications of the ACM
Mondrian memory protection

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Simics: A Full System Simulation Platform

Computer
Universal classes of hash functions (Extended Abstract)

STOC '77 Proceedings of the ninth annual ACM symposium on Theory of computing
Information content of CPU memory referencing behavior

ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Creating a wider bus using caching techniques

HPCA '95 Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture
Eliminating Conflict Misses Using Prime Number-Based Cache Indexing

IEEE Transactions on Computers
Niagara: A 32-Way Multithreaded Sparc Processor

IEEE Micro
XOR-Based Hash Functions

IEEE Transactions on Computers
Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses

HPCA '04 Proceedings of the 10th International Symposium on High Performance Computer Architecture
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Bulk Disambiguation of Speculative Threads in Multiprocessors

Proceedings of the 33rd annual international symposium on Computer Architecture
Entropy-based low power data TLB design

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
An effective hybrid transactional memory system with strong isolation guarantees

Proceedings of the 34th annual international symposium on Computer architecture
BulkSC: bulk enforcement of sequential consistency

Proceedings of the 34th annual international symposium on Computer architecture
Implementation and evaluation of moderate parallelism in the BIND9 DNS server

ATEC '06 Proceedings of the annual conference on USENIX '06 Annual Technical Conference
The OpenTM Transactional Application Programming Interface

PACT '07 Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques
LogTM-SE: Decoupling Hardware Transactional Memory from Caches

HPCA '07 Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture
Implementing Signatures for Transactional Memory

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
SoftSig: software-exposed hardware signatures for code analysis and optimization

Proceedings of the 13th international conference on Architectural support for programming languages and operating systems
IBM POWER6 microarchitecture

IBM Journal of Research and Development
Rerun: Exploiting Episodes for Lightweight Memory Race Recording

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Atom-Aid: Detecting and Surviving Atomicity Violations

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Delaunay Triangulation with Transactions and Barriers

IISWC '07 Proceedings of the 2007 IEEE 10th International Symposium on Workload Characterization
Signatures in transactional memory systems

Signatures in transactional memory systems

Dynamic filtering: multi-purpose architecture support for language runtime systems

Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems
Hardware transactional memory: A high performance parallel programming model

Journal of Systems Architecture: the EUROMICRO Journal
SigNet: network-on-chip filtering for coarse vector directories

Proceedings of the Conference on Design, Automation and Test in Europe
Hardware acceleration of transactional memory on commodity systems

Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems
Understanding bloom filter intersection for lazy address-set disambiguation

Proceedings of the twenty-third annual ACM symposium on Parallelism in algorithms and architectures
Multiset signatures for transactional memory

Proceedings of the international conference on Supercomputing
Optimizing throughput/power trade-offs in hardware transactional memory using DVFS and intelligent scheduling

Proceedings of the international conference on Supercomputing
FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes

Proceedings of the 38th annual international symposium on Computer architecture
Application-specific signatures for transactional memory in soft processors

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Unified locality-sensitive signatures for transactional memory

Euro-Par'11 Proceedings of the 17th international conference on Parallel processing - Volume Part I
SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
FlexSig: Implementing flexible hardware signatures

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers
Application-specific signatures for transactional memory in soft processors

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Improving performance by reducing aborts in hardware transactional memory

HiPEAC'10 Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers
SnCTM: reducing false transaction aborts by adaptively changing the source of conflict detection

Proceedings of the 9th conference on Computing Frontiers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk, LogTM-SE, and SigTM). Signatures use fixed hardware to represent an unbounded number of addresses, but may lead to false conflicts (detecting a conflict when none exists). Previous work recommends that signatures be implemented with parallel Bloom filters with two or four hash functions (e.g., H3).