ATUM: a new technique for capturing address traces using microcode
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
SIMULATION TOOLS FOR DIGITAL LSI DESIGN
SIMULATION TOOLS FOR DIGITAL LSI DESIGN
Weaver: an application of knowledge-based expert systems to detailed routing of vlsi circuits (design, routing)
Aspects of cache memory and instruction buffer performance
Aspects of cache memory and instruction buffer performance
An analysis of the information content of address reference streams
MICRO 24 Proceedings of the 24th annual international symposium on Microarchitecture
Workload and implementation considerations for dynamic base register caching
MICRO 24 Proceedings of the 24th annual international symposium on Microarchitecture
Codes to reduce switching transients across VLSI I/O pins
ACM SIGARCH Computer Architecture News
Modifying VM hardware to reduce address pin requirements
MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
The performance advantage of applying compression to the memory system
Proceedings of the 2002 workshop on Memory system performance
Creating a wider bus using caching techniques
HPCA '95 Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture
On-Chip Communication Architectures: System on Chip Interconnect
On-Chip Communication Architectures: System on Chip Interconnect
Power-efficient and scalable load/store queue design via address compression
Proceedings of the 2008 ACM symposium on Applied computing
Notary: Hardware techniques to enhance signatures
Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
| Hi-index | 0.00 |
This paper presents a technique to reduce processor-to-memory address bandwidth by exploiting temporal and spatial locality in address reference streams. Higher order portions of address words are cached in base registers at both the processor and memory. This makes it possible to transmit small register indexes between processor and memory instead of the high order address bits themselves. Trace driven simulations indicate that Base Register Caching reduces processor-to-memory address bandwidth up to 60% without appreciable loss in performance.