Heuristics Core Mapping in On-Chip Networks for Parallel Stream-Based Applications

Authors:
Piotr Dziurzanski;Tomasz Maka
Affiliations:
Szczecin University of Technology, Szczecin, Poland 71-210;Szczecin University of Technology, Szczecin, Poland 71-210
Venue:
ICCS '08 Proceedings of the 8th international conference on Computational Science, Part I
Year:
2008

Citing 5
Cited 0

Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
A survey of research and practices of Network-on-chip

ACM Computing Surveys (CSUR)
Prediction-based flow control for network-on-chip traffic

Proceedings of the 43rd annual Design Automation Conference
DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip

Proceedings of the 43rd annual Design Automation Conference
On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

A novel approach for implementation of multimedia streaming applications into mesh Networks on Chips structure is proposed. We provide a new multi-path routing algorithm together with heuristic algorithms for core mapping so that minimize the total transfer in the hardware implementation. The proposed approach has been tested with two popular stream-based video decompression algorithms. The experimental results confirming the proposed approach are provided.