Advanced Concurrency Control for Transactional Memory Using Transaction Commit Rate

Authors:
Mohammad Ansari;Christos Kotselidis;Kim Jarvis;Mikel Luján;Chris Kirkham;Ian Watson
Affiliations:
The University of Manchester,;The University of Manchester,;The University of Manchester,;The University of Manchester,;The University of Manchester,;The University of Manchester,
Venue:
Euro-Par '08 Proceedings of the 14th international Euro-Par conference on Parallel Processing
Year:
2008

Citing 9
Cited 3

Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Software transactional memory

Proceedings of the fourteenth annual ACM symposium on Principles of distributed computing
Software transactional memory for dynamic-sized data structures

Proceedings of the twenty-second annual symposium on Principles of distributed computing
Advanced contention management for dynamic software transactional memory

Proceedings of the twenty-fourth annual ACM symposium on Principles of distributed computing
Toward a theory of transactional contention managers

Proceedings of the twenty-fourth annual ACM symposium on Principles of distributed computing
A flexible framework for implementing software transactional memory

Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems, languages, and applications
An effective hybrid transactional memory system with strong isolation guarantees

Proceedings of the 34th annual international symposium on Computer architecture
A Study of a Transactional Parallel Routing Algorithm

PACT '07 Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques
Lee-TM: A Non-trivial Benchmark Suite for Transactional Memory

ICA3PP '08 Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing

Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Improving performance by reducing aborts in hardware transactional memory

HiPEAC'10 Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers
Transparent support for partial rollback in software transactional memories

Euro-Par'13 Proceedings of the 19th international conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Concurrency control for Transactional Memory (TM) is investigated as a means for improving resource usage by adjusting dynamically the number of concurrently executing transactions. The proposed control system takes as feedback the measured Transaction Commit Rateto adjust the concurrency. Through an extensive evaluation, a new Concurrency Control Algorithm (CCA), called P-only Concurrency Control (PoCC), is shown to perform better than our other four proposed CCAs for a synthetic benchmark, and the STAMP and Lee-TM benchmarks.