Evolving Variability-Tolerant CMOS Designs

Authors:
James Alfred Walker;James A. Hilder;Andy M. Tyrrell
Affiliations:
Intelligent Systems Group, Department of Electronics, University of York, Heslington, York, UK YO10 5DD;Intelligent Systems Group, Department of Electronics, University of York, Heslington, York, UK YO10 5DD;Intelligent Systems Group, Department of Electronics, University of York, Heslington, York, UK YO10 5DD
Venue:
ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Year:
2008

Citing 7
Cited 3

Solid state electronic devices

Solid state electronic devices
The effect of polysilicon grain boundaries on MOS based devices

INFOS'99 Proceedings of the 11th biennial conference on on Insulating films on semiconductors
Principles in the Evolutionary Design of Digital Circuits—Part I

Genetic Programming and Evolvable Machines
Power Dissipation Reductions with Genetic Algorithms

EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
High-speed, low-leakage integrated circuits: An evolutionary algorithm perspective

Journal of Systems Architecture: the EUROMICRO Journal
A new crossover technique for Cartesian genetic programming

Proceedings of the 9th annual conference on Genetic and evolutionary computation
The High-k Solution

IEEE Spectrum

Optimising variability tolerant standard cell libraries

CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
The evolution of standard cell libraries for future technology nodes

Genetic Programming and Evolvable Machines
Challenges of evolvable hardware: past, present and the path to a promising future

Genetic Programming and Evolvable Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

As the size of CMOS devices is approaching the atomic level, the increasing intrinsic device variability is leading to higher failure rates in conventional CMOS designs. In this paper, two approaches are proposed for evolving unconventional variability-tolerent CMOS designs: one uses a simple Genetic Algorithm, whilst the other uses Cartesian Genetic Programming. Both approaches successfully evolve unconventional designs for logic gates, whilst an inverter design also shows signs of variability-tolerance.