Double-Data-Rate Computation as a Countermeasure against Fault Analysis

Authors:
Paolo Maistri;Régis Leveugle
Affiliations:
TIMA Laboratory, Grenoble;TIMA Laboratory, Grenoble
Venue:
IEEE Transactions on Computers
Year:
2008

Citing 0
Cited 9

Non-linear Error Detection for Finite State Machines

Information Security Applications
Statistical fault injection: quantified error and confidence

Proceedings of the Conference on Design, Automation and Test in Europe
Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints

Proceedings of the Conference on Design, Automation and Test in Europe
A lightweight high-performance fault detection scheme for the advanced encryption standard using composite fields

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A compact AES core with on-line error-detection for FPGA applications with modest hardware resources

Microprocessors & Microsystems
An emerging threat: eve meets a robot

INTRUST'10 Proceedings of the Second international conference on Trusted Systems
Invariance-based concurrent error detection for advanced encryption standard

Proceedings of the 49th Annual Design Automation Conference
Fault analysis study of the block cipher FOX64

Multimedia Tools and Applications
A fault induction technique based on voltage underfeeding with application to attacks against AES and RSA

Journal of Systems and Software

Quantified Score

Hi-index	14.98

Visualization

Abstract

Differential Fault Analysis (DFA) is one of the most powerful techniques to attack cryptosystems. Several countermeasures have been proposed, which are based either on information or temporal redundancy. In this work, we propose a novel approach based on a Double-Data-Rate (DDR) computation template. A few sample architectures have been implemented: they are compared to other existing architectures and countermeasures, and a thorough dependability analysis is given.