A general multi-layer area router

Authors:
Mohankumar Guruswamy;D. F. Wong
Affiliations:
Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Tx and MCC, 3500 West Balcones Center Drive, Austin, Tx;Department of Computer Sciences, The University of Texas at Austin, Austin, Tx
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

Citing 3
Cited 1

Simulated annealing for VLSI design

Simulated annealing for VLSI design
WEAVER: a knowledge-based routing expert

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A “greedy” channel router

DAC '82 Proceedings of the 19th Design Automation Conference

Chip-level area routing

ISPD '98 Proceedings of the 1998 international symposium on Physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract