Placement for clock period minimization with multiple wave propagation

Authors:
Donald A. Joy;Maciej J. Ciesielski
Affiliations:
Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA;Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

Citing 1
Cited 3

Clock Skew Optimization

IEEE Transactions on Computers

Clock-tree routing realizing a clock-schedule for semi-synchronous circuits

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Valid clocking in wavepipelined circuits

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Wave-pipelining: a tutorial and research survey

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract